sion feedback equaliser, when the exponential weighting factor $\lambda = 0.99$ and the noise variance is 0.001, is shown in Fig. 2. The average number of iterations for no error reception was also determined for the linear and decision feedback equalisers with two different values of $\lambda$, and the results are presented in Table 1. The results in Fig. 2 and Table 1 are ensemble averages of 200 independent runs.

<table>
<thead>
<tr>
<th>$\lambda$</th>
<th>Linear equaliser</th>
<th>DFE</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.99</td>
<td>73.25</td>
<td>20.23</td>
</tr>
<tr>
<td>0.97</td>
<td>71.63</td>
<td>20.07</td>
</tr>
</tbody>
</table>

Conclusions: A new decision feedback equaliser based on SPMLS has been proposed. The equaliser completely orthogonalises the two-channel input vector so that only scalar operations are required. Thus, the equaliser becomes simpler, modular and suitable for VLSI implementations.

Path metric computation: Let us assume that the number of ACS units and the number memory banks storing the path metrics of states are both $2^v$. Since two ACS units can share input path metrics, the lowest number of banks to make $2^v$ ACS units process simultaneously is $2^v$ if each memory bank provides only a read port. The problem to be solved is to partition $2^v$ states ($v > 0$) into $2^v$ groups such that the path metrics of all the states in a group are stored in a memory bank, and to find a systematic path memory update scheme that leads to a simple interconnection between ACS units and memory banks.

If the least significant bit of the state corresponds to the oldest bit, the major path metric computation is given as follows:

$$
\begin{align*}
pm_i &= \min(pm_{2i} + bm_{2i}, pm_{2i+1} + bm_{2i+1}), \\
\text{if } j = 1 &\quad \text{and } j = 2^v-1 & \text{where } pm_i \text{ and } bm_j \text{ denote the path metric of state } i \text{ and the branch metric from state } i \text{ to state } j, \text{ respectively. The path metrics of two adjacent states, } S_j \text{ and } S_{j+1}, \text{ are involved in the new path metric calculations of only two states, } S_i \text{ and } S_{i+1}. \text{ Therefore the path metrics of } S_j \text{ and } S_{j+1} \text{ have to be stored in different banks in order to read them simultaneously, and the new path metrics for } S_i \text{ and } S_{i+1} \text{ that are computed in parallel using two ACS units should be stored in different banks. These constraints must be considered in state grouping. The following grouping called swapped state grouping satisfies the above constraints.}
\end{align*}
$$

Given $2^v$ banks, a $v$-bit state denoted by $s_1, s_2, ..., s_v$ is assigned into a bank $(s_1 \oplus s_2, s_3, ..., s_v)$ where $\oplus$ represents XOR operation.

**References**


**Path metric memory management for minimising interconnections in Viterbi decoders**

S.-Y. Kim, H. Kim and I-C. Park

To simplify the interconnection between processing elements and path metric memory banks in Viterbi decoders, a new path metric update scheme is proposed based on two techniques, named swapped state grouping and swapped computing. The proposed scheme leads to a simple interconnection consisting of $2 \times 2$ switches.

**Introductory** Among many channel codes used to cope with error occurrence in channels, convolution codes that make code symbols serially with considering a fixed number of previous bits are often preferred in wireless digital communications for their superior coding gains. For decoding the convolution code, an efficient algorithm realising the maximum likelihood decoding was discovered and analysed by Viterbi [1]. To choose the globally maximum likelihood sequence, the Viterbi algorithm recursively computes the survivor path entering each state. The survivor path of a state is the sequence of symbols that is closest in distance to the received sequence of noisy symbols. The distance is called the path metric memory.

Fig. 1 shows an example that consists of 16 states ranging from $S_0$ to $S_{15}$. There are four memory banks denoted from $B_0$ to $B_3$. According to the proposed state grouping, the connections from the banks to the ACS units are fixed, and the high half states are swapped to store four output path metrics calculated from four ACS units into different banks. In addition, we have to determine what states are computed in an ACS unit. The state assignment has a great influence on the routing network. The new path metrics of $S_0$ and $S_1$ are calculated from $S_0$ and $S_1$ path metrics, and the new path metrics of $S_2$ and $S_3$ are calculated from $S_2$ and $S_3$ path metrics. If ACS0 and ACS1 are assigned for $(S_0, S_2)$ and $(S_1, S_3)$, respectively, ACS0 and ACS1 must have connections to both $B_0$ and $B_2$. To simplify these connections, ACS0 and ACS1 can be assigned to compute $(S_0, S_2)$ and $(S_1, S_3)$, respectively. In this case, it is sufficient to connect ACS0 to $B_0$ and ACS1 to $B_2$. Since the high numbered state is computed in the low numbered ACS unit if $x_0 = 1$ in the encoding of input states, this technique is called swapped computing. By applying the state grouping and the swapped computing, the output path metric
computed in ACS0 is stored in either Bo or Bi. Similarly, the other ACS units have connections to only two banks as summarised in Table 1. To control the connections, there are two 2 x 2 switches, each of which connects two ACS units and two memory banks as shown in Fig. 2a. All the switches are simultaneously controlled by \( s_{i, j} \) of the input state encoding. If \( s_{i, j} = 1 \), all the switches represent crossover connections, otherwise straight connections. Compared with the previous area-efficient architecture depicted in Fig. 2b, the proposed scheme leads to a very simple interconnection.

Table 1: State assignment and memory bank connection

<table>
<thead>
<tr>
<th>ACS unit</th>
<th>(state, bank)</th>
</tr>
</thead>
<tbody>
<tr>
<td>ACS0</td>
<td>(S0, B0)</td>
</tr>
<tr>
<td></td>
<td>(S15, B1)</td>
</tr>
<tr>
<td>ACS1</td>
<td>(S1, B2)</td>
</tr>
<tr>
<td></td>
<td>(S15, B3)</td>
</tr>
<tr>
<td>ACS2</td>
<td>(S1, B2)</td>
</tr>
<tr>
<td></td>
<td>(S15, B3)</td>
</tr>
<tr>
<td>ACS3</td>
<td>(S0, B0)</td>
</tr>
<tr>
<td></td>
<td>(S15, B1)</td>
</tr>
</tbody>
</table>

Fig. 2 Routing networks

a Proposed scheme
b Interconnection of [5]

Although the 16-state decoder is explained as an example, the above properties hold for general cases in which the numbers of states and banks are both powers of two.

One of the most important techniques in path metric management is the in-place updating that removes temporary buffers by storing output values into the position at which input values are read [3]. This technique can be applied without any conflict to the proposed scheme. Fig. 3 shows the change of path metric contents when the proposed state grouping is used along with the in-place updating.

Table 2: Gate count comparison of three Viterbi decoders

<table>
<thead>
<tr>
<th>Block</th>
<th>State parallel</th>
<th>[5]</th>
<th>Proposed</th>
</tr>
</thead>
<tbody>
<tr>
<td>ACS</td>
<td>33,280</td>
<td>2,940</td>
<td>2,940</td>
</tr>
<tr>
<td>Network</td>
<td></td>
<td>5,764</td>
<td>192</td>
</tr>
<tr>
<td>Trace-back</td>
<td>537</td>
<td>98</td>
<td>98</td>
</tr>
<tr>
<td>Address generator</td>
<td>223</td>
<td>564</td>
<td>672</td>
</tr>
<tr>
<td>etc.</td>
<td>15,960</td>
<td>500</td>
<td>198</td>
</tr>
<tr>
<td>Total</td>
<td>50,000</td>
<td>9,366</td>
<td>4,100</td>
</tr>
</tbody>
</table>

Design example: To validate the proposed path metric update scheme, we applied it to the design of a 256-state, 1/3-rate Viterbi decoder for CDMA2000. The decoder is composed of 16 ACS units, eight switches and 16 one-port memory banks. Due to the 16 ACS units, the decoder can process 16 states at a time, and thus 16 iterations are required to compute all the 256 states. Therefore the ACS units are processed with a clock that is 16 times faster than the data-sampling rate. To handle the 16-bit decision vector generated from the ACS units, the survivor memory to be used for traceback operation is partitioned into 16 banks.

In Table 2, the decoder is compared to two other implementations in terms of gate counts. All the implementations are synthesised based on a 0.25\( \mu \)m CMOS library. As can be seen in Table 2, the proposed architecture is the most area-efficient, especially the interconnection area is significantly reduced compared with the previous area-efficient architecture [5] that has the same performance as the proposed one. Although the state-parallel architecture can give the highest performance, its hardware complexity is more than 10 times greater than the proposed one.

Conclusions: A new path memory update scheme for Viterbi decoders has been proposed to minimise the interconnection overhead between ACS units and memory banks. To simplify the interconnection, states where path metrics are read and written simultaneously are assigned into different banks, and path metric calculations are swapped. The proposed techniques lead to a simple interconnection that can be constructed by using only 2 x 2 switches, while the previous schemes require fully connected routing networks.

Acknowledgment: This work was supported in part by the Korea Science and Engineering Foundation through the MICROS Center at KAIST, Korea.

© IEE 2001
Electronics Letters Online No: 20010617
DOI: 10.1049/el:20010617
S.-Y. Kim, H. Kim and I.-C. Park (Department of Electrical Engineering and Computer Science, Korea Advanced Institute of Science and Technology, 373-1, Kusung-dong, Yusung-gu, Taejon, 305-701, Korea)

References

Simple approach to nonlinear prediction
L. Vergara and P. Bernabeu

A simple procedure for improving linear prediction is presented. A zero memory nonlinear step at the output of the linear predictor may be adequate to obtain significant improvements. Two techniques are proposed for designing the nonlinearity, the object of each being to achieve the conditional mean of the nonlinear prediction given the linear one. The technique is applied to improve the signal-to-noise ratio in the automatic detection of fire by infrared signal processing.

Introduction: Prediction is a key area of signal processing and time series analysis. In statistical context, the minimum mean-squared error prediction is the conditional mean of the random variable corresponding to the predicted sample given the past samples from which prediction is to be made. Assuming Gaussianity, the conditional mean is a linear function of the samples, and we have several different standard methods for computing the predictor


decision vector generated from the ACS units, the survivor memory to be used for traceback operation is partitioned into 16 banks.

In Table 2, the decoder is compared to two other implementations in terms of gate counts. All the implementations are synthesised based on a 0.25\( \mu \)m CMOS library. As can be seen in Table 2, the proposed architecture is the most area-efficient, especially the interconnection area is significantly reduced compared with the previous area-efficient architecture [5] that has the same performance as the proposed one. Although the state-parallel architecture can give the highest performance, its hardware complexity is more than 10 times greater than the proposed one.

Conclusions: A new path memory update scheme for Viterbi decoders has been proposed to minimise the interconnection overhead between ACS units and memory banks. To simplify the interconnection, states whose path metrics are read and written simultaneously are assigned into different banks, and path metric calculations are swapped. The proposed techniques lead to a simple interconnection that can be constructed by using only 2 x 2 switches, while the previous schemes require fully connected routing networks.

Acknowledgment: This work was supported in part by the Korea Science and Engineering Foundation through the MICROS Center at KAIST, Korea.

© IEE 2001
Electronics Letters Online No: 20010617
DOI: 10.1049/el:20010617
S.-Y. Kim, H. Kim and I.-C. Park (Department of Electrical Engineering and Computer Science, Korea Advanced Institute of Science and Technology, 373-1, Kusung-dong, Yusung-gu, Taejon, 305-701, Korea)

References

Simple approach to nonlinear prediction
L. Vergara and P. Bernabeu

A simple procedure for improving linear prediction is presented. A zero memory nonlinear step at the output of the linear predictor may be adequate to obtain significant improvements. Two techniques are proposed for designing the nonlinearity, the object of each being to achieve the conditional mean of the nonlinear prediction given the linear one. The technique is applied to improve the signal-to-noise ratio in the automatic detection of fire by infrared signal processing.

Introduction: Prediction is a key area of signal processing and time series analysis. In statistical context, the minimum mean-squared error prediction is the conditional mean of the random variable corresponding to the predicted sample given the past samples from which prediction is to be made. Assuming Gaussianity, the conditional mean is a linear function of the samples, and we have several different standard methods for computing the predictor...